Allegro MicroSystems
Principal Mixed Signal Design Verification, Team Lead
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
The Allegro Team
The Allegro team is united by a clear purpose—advancing technologies that make the world safer, more efficient, and more sustainable. With over 30 years of experience in semiconductor innovation, we bring that purpose to life across every part of the business—from breakthrough product development and customer success to how we show up for each other and the communities we serve.
The Opportunity
We are seeking a highly experienced and visionary Principal Mixed-Signal Design Verification (MSDV) Engineer & Team Lead to join our Edinburgh Design Center (EDC). In this critical leadership role, you will champion the verification of our next-generation Power ICs (including advanced Motor Drivers, PMICs, and Gate Drivers). You will lead a talented team of verification engineers, driving technical excellence from initial chip architecture down to final tape-out sign-off.
What You Will Do
In this role, you will be responsible for the end-to-end verification strategy, methodology, and team execution within our Power IC business line:
- Team Leadership & Mentorship: Lead, develop, and mentor the Mixed Signal Verification Team
- Methodology & Best Practices: Define and implement state-of-the-art mixed-signal verification methodologies—including pioneering the exploration and integration of AI-driven automation tools—to streamline the global verification flow.
- Full-Cycle Verification Management: Own all aspects of design verification (MSDV) for complex mixed-signal ICs, executing the complete cycle from initial test planning to the final, tape-out-ready Verification Report.
- Architectural Collaboration: Partner closely with Systems and Design Engineering teams to contribute to top-down chip architecture definitions and pre-design feasibility studies.
- UVM/SystemVerilog Testbench Architecture: Architect and construct robust, scalable, object-oriented SystemVerilog/UVM testbenches (including Scoreboards, Sequencers, Drivers, and Monitors) and class objects to be easily reusable by the wider global team.
- Requirements Traceability & Safety Compliance:
- Translate system requirements managed in Jama into automated verification tests
- Verify and document ISO 26262 Hardware Safety Requirements (ASIL compliance)
- Develop assertions (SVA) to enforce strict analog and digital boundaries.
- Modeling & Netlisting: Train and guide engineers to interpret analog schematics, generate accurate behavioral models (amplifiers, comparators, gate drivers, oscillators, LDOs, ADCs/DACs), and generate top-level netlists for seamless simulation within Cadence Mixed-Signal environments
- Regression & Issue Tracking: Establish automated regression flows and track pre-silicon design and verification issues utilizing GitLab as our primary engineering interface
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
What You Will Bring
Education:
- Bachelor’s or Master’s degree in Electrical Engineering, Microelectronics, or a highly related technical field.
Core Experience:
- 8+ years of hands-on experience in Mixed-Signal Design Verification (MSDV). Strong background in power-related topologies (Motor Drivers, PMICs, Gate Drivers) is highly preferred.
- 4+ years of proven leadership experience, directly managing or leading verification teams through complex tape-out cycles.
- Verification Planning & Tape-Out Execution: Proven track record of developing comprehensive full-chip verification plans, managing execution schedules, tracking regression metrics, and driving functional and code coverage closure for tape-out sign-off
Get help with your application
Your very own career expert that helps elevate your application to the next level.
Technical Expertise:
- Expertise in SystemVerilog, SVA (Assertions), and UVM methodologies.
- Proficiency in scripting languages (e.g., Python, Bash, Perl) to drive automation and efficiency.
- Strong familiarity with Cadence mixed-signal simulation environments.
- Behavioral Modeling: Deep understanding of analog and mixed-signal blocks to guide the team in writing high-fidelity behavioral models (PLLs, Charge Pumps, Bandgaps, etc.).
- People Development: A passion for coaching and developing junior-to-mid level engineers, helping them transition into independent, highly technical contributors.
Why Allegro?
Join Allegro and become part of a team where your contributions truly matter.
- We foster a culture of Real Innovation, empowering you to push boundaries, develop cutting-edge solutions, and drive continuous improvement.
- Your work will create a Real Impact by solving complex real-world challenges that fuel our success and shape the future of technology.
- You’ll experience Real Connection, collaborating with talented colleagues around the globe in an environment built on trust, respect, and a shared purpose.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills