Rodeo
ResourcesPartnersSign in

IC Resources

Principal Staff Verification Engineer

Cambridge
£120k/yr
Posted 8 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Job Title

A US-based start-up has recently expanded into the UK and is building a cutting-edge hardware team comprising ASIC Designers, Verification Engineers, and Architects. With a proven and successful leadership team, this company offers a unique opportunity to be part of the AI revolution from the ground up.

As AI and computing rapidly evolve, there is an increasing demand for sophisticated platforms that integrate a wide range of processors—including CPUs, GPUs, and neural accelerators and this is where you come in!

You will be joining a Fabric IP company as a Design Verification Engineer, contributing your strong background in developing testbenches and writing test sequences for complex IPs. In this role, you will play a pivotal part in shaping the company’s technology portfolio—bringing both technical expertise and creative problem-solving to innovative hardware solutions.

Responsibilities

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

  • Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems
  • Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards
  • Collaborate with software teams to define and implement configurable testbenches
  • Work with design teams on test plans, failure debug, coverage, etc.

Qualifications And Preferred Skills

  • BS, MS in Electrical Engineering, Computer Engineering or Computer Science
  • 6+ years and current hands-on experience in block-level/IP-level/SoC-level verification
  • Proficiency in Verilog, SystemVerilog
  • Familiarity with industry-standard EDA tools for simulation and debug
  • Deep experience with UVM-based testbenches
  • Experience with modern programming languages like Python
  • Knowledge of Arm AMBA protocols such as AXI, APB, and AHB
  • Understanding of Arm CHI protocol is a plus
  • Experience on working with IP’s for caches, cache coherency, memory subsystems, interconnects, and NoC’s is a plus
  • Experience with formal verification techniques, emulation platforms is a plus
  • Excellent problem-solving skills and attention to detail
  • Strong communication and collaboration skills

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

On Offer

On offer is a competitive base salary of up to £120,000 (dependent on experience), along with share options and a performance-based bonus scheme

Opportunity

This is a rare opportunity to join the company as one of the first engineers in the UK—and among a select few globally—helping to shape and build a world-class hardware team from the ground up

Location

To be considered for this role, you must already be living and working in the United Kingdom and happy to work onsite in either Bristol or Cambridge.

Contact

For more information, please contact Rachel Mason.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Test Plans
UVM
SystemVerilog
Verilog
EDA Tools
Debug
Python
Arm AMBA Protocols
AXI
APB
AHB
Cache Coherency
Memory Subsystems
Interconnects
NoC
Formal Verification

Location

Cambridge, England, United Kingdom

Sign up to applySee more jobs like this