IC Resources
Senior Design Verification Engineer
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
I am seeking a Senior Design Verification Engineer to join an established and fast-growing startup as it enters its next phase of growth. With a team of nearly 100 people, this company is at the forefront of post-quantum cryptography, developing security-critical technologies with global impact.
You will play a key role in verifying highly secure designs, working closely with experienced engineers in a collaborative, high-trust environment.
What you’ll be doing
As part of the verification team, you will:
- Build and extend UVM testbenches to verify cryptographic IP and subsystem designs
- Develop Python-based tools and automation to improve verification efficiency and productivity
- Apply formal verification techniques in creative and effective ways
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Beyond hands-on verification, you will also:
- Influence and define verification methodologies and strategies
- Architect testbenches using UVM and formal-based approaches
- Define verification plans, functional coverage models, and test strategies at block and subsystem level
- Lead verification for IPs or subsystems, including effort estimation, scheduling, task allocation, and progress reporting
- Drive coverage closure and sign-off quality across complex designs
- Mentor junior engineers and help raise the overall capability of the team
Required experience
- Strong background in UVM-based verification at IP and subsystem levels
- Proven experience building UVM testbenches from scratch
- Proficiency in Python for verification automation
- Solid experience with SystemVerilog Assertions (SVA)
- A minimum of 4 years experience.
Get help with your application
Your very own career expert that helps elevate your application to the next level.
What’s on offer
- Competitive base salary plus share options
- Opportunity to help build something from the ground up in a growing, mission-driven company
- Fully remote role (must be based at a UK address) OR be an EU National.
- Visa sponsorship available
This role will suit someone who thrives in small, collaborative teams, communicates clearly, and is passionate about delivering high-quality verification for security-critical systems.
Contact Rachel Mason for more information.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location