IC Resources
Senior Design Verification Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Great opportunity for a Senior Staff Verification Engineer to join a global R&D network.
As a Staff Verification Engineer, you will take ownership of IP verification topics for cutting-edge designs of the future of the company’s Automotive division, while working together with the team who has a proven track record in successful IP deliveries into Automotive Microcontrollers.
Responsibilities
- Define a verification plan, requirements mapping, develop an SV-UVM test bench and solve related potentially complex problems
- Debug failing test cases to root cause
- Define and write a functional coverage model
- Participate in reviews to ensure test bench meets quality and sign-off targets, including coverage, functional safety and test bench qualification
- Proactively help increase efficiency of verification activities and mitigate risks early
- Contribute to enhancing Verification strategy and architecture of IP test benches
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Requirements
- At least 5 years of experience in verification, with IP level as mandatory and Subsystem level as an advantage
- Expertise in hardware verification languages, particularly System Verilog and UVM, with the ability to design efficient and effective test bench architectures
- Familiarity with EDA tools for Design and Simulation, as well as scripting languages such as Python or Perl
- Knowledge of functional safety standards, including ISO26262 and ASIL-D requirements


Get help with your application
Your very own career expert that helps elevate your application to the next level.
For more information and a confidential discussion, please contact Rachel Mason at IC Resources.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills