Rodeo
ResourcesPartnersSign in

IC Resources

Senior Design Verification Engineer

Oxford
Posted about 23 hours ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

An excellent opportunity has arisen to join a global leader in advanced semiconductor technologies.

This role offers the chance to work on cutting-edge 5nm designs, supporting the latest PCIe interfaces, protocols, and NAND flash solutions.

While part of a large international organisation, the UK site operates with the feel of a fast-moving startup but with the stability and backing of a major company. The team builds on over a decade of SSD design expertise, applying a proven methodology that combines RTL design with high-speed microcode engines—delivering flexibility to meet new requirements while minimising the risk of re-spins.

The ASIC team is involved in every stage of the development flow—from requirements capture and architecture through to development, verification, tape-out, and post-silicon support. This provides excellent opportunities both for engineers looking to broaden their skills across the full lifecycle and for those who want to specialise in areas such as UVM-based verification.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

As a Verification Engineer, you will join an industry-leading SoC development team tackling complex design challenges including high-speed interfaces, high-performance accelerators, and multi-CPU architectures. Team responsibilities span SoC architecture, RTL design, verification, synthesis, FPGA prototyping, and validation.

Why Oxfordshire?

Oxfordshire offers a fantastic quality of life, combining a world-renowned university city with beautiful countryside. With excellent schools, cultural attractions, and easy access to London and Heathrow, it’s an ideal location for both professionals and families.

Essential qualifications and skills

  • Bachelor’s or Master’s degree in Electronic Engineering (or related field)
  • Experience in digital ASIC design and verification, including:
    • Defining functional requirements for verification environments & metrics
    • SystemVerilog UVM testbenches
    • Formal proof verification
    • Understanding of C test cases and C code
    • Scripting languages (e.g. Python, Perl, TCL)

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Desirable skills

  • Experience with formal verification tools (JasperGold, VC Formal)
  • Familiarity with C/C++ development
  • Prior SSD experience with storage interfaces such as SAS or PCIe (NVMe preferred)

What’s on offer

  • Competitive base salary
  • Hybrid working model
  • Generous company pension scheme
  • Private health insurance
  • Visa sponsorship and relocation support for experienced engineers

For more information or a confidential discussion, please contact Rachel Mason at IC Resources.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Digital ASIC design
Verification
SystemVerilog
UVM
Formal proof verification
C
Python
Perl
TCL
JasperGold
VC Formal
C/C++
PCIe
NVMe
SAS
RTL design

Location

Oxford, England, United Kingdom

Sign up to applySee more jobs like this