Rodeo
ResourcesPartnersSign in

DV Trading

Senior FPGA Engineer

London
Posted 5 months ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Senior FPGA Engineer – DV Equities

About Us: Founded more than 15 years ago and headquartered in Chicago, the DV Group of financial services firms has grown to more than 450 people operating throughout North America and in Europe. Since spinning out of a large brokerage firm in 2016, DV Trading has rapidly scaled as an independent proprietary trading firm utilizing its own capital, trading strategies, and risk management methodologies to provide liquidity to worldwide financial markets and hedging opportunities to commodity producers and users. Now, DV group affiliates include two broker dealers, a cryptocurrency market making firm, and a bourgeoning investment adviser.

Role Overview: We are looking for an exceptional Senior FPGA Engineer to join our semi-systematic equities team. In this role, you will architect and deliver ultra-low-latency FPGA trading systems that drive our competitive edge across global equity and futures exchanges. This position offers the opportunity to lead, innovate, and push the limits of hardware performance in a fast-paced trading environment.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Key Responsibilities:

Technical Leadership

  • Lead and mentor a team of FPGA engineers developing next-generation hardware solutions for market making.
  • Architect and implement ultra-low-latency trading systems optimized for global equity and futures markets.
  • Define and execute the technical vision and roadmap for FPGA-based trading infrastructure.
  • Partner closely with quantitative researchers, software developers, and network engineers to deliver integrated, high-performance trading platforms.

System Development

  • Design and implement high-throughput FPGA firmware for market data feed handling and order execution.
  • Build modular, reusable, and scalable FPGA architectures supporting exchanges such as NYSE, NASDAQ and CBOE.
  • Develop robust testing frameworks and automated deployment pipelines to ensure stability and reliability in production.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Required Qualifications:

  • 5+ years of hands-on FPGA design and development experience, ideally within high-frequency or market-making systems.
  • Expert-level proficiency in SystemVerilog targeting Xilinx platforms.
  • Deep understanding of networking and low-level protocols (10G Ethernet, multicast, MAC/PCS layers).
  • Proven track record in ultra-low-latency hardware design and performance optimization.

DV is not accepting unsolicited resumes from search firms. Only search firms with valid, written agreements with DV should submit resumes in response to DV’s posted positions. All resumes submitted by search firms to DV via e-mail, the Internet, personal delivery, facsimile, or any other method without a valid written agreement shall be deemed the sole property of DV, and no fee will be paid in the event the candidate is hired by DV. DV is proud to be an equal opportunity employer and committed to creating an inclusive environment for all employees.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

FPGA Design
SystemVerilog
Xilinx Platforms
Networking
Low-Level Protocols
10G Ethernet
Multicast
MAC/PCS Layers
Ultra-Low-Latency Hardware Design
Performance Optimization
Market Data Feed Handling
Order Execution
FPGA Architectures
Testing Frameworks
Automated Deployment Pipelines

Location

London, England, United Kingdom

Sign up to applySee more jobs like this