IC Resources
Senior Verification Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
About the Company
Our client is a highly successful British technology company renowned for designing innovative computing platforms used by millions of developers, educators, engineers, and hobbyists worldwide. With a strong focus on accessible and high-performance computing, the company has established itself as a global leader in embedded and edge computing technologies. As they continue to invest in the development of next-generation silicon platforms, they are expanding their in-house ASIC capability to support an exciting product roadmap.
The Opportunity
As a Verification Engineer, you will take ownership for IP and chip level verification planning and execution, and will be constantly interacting with the design team, composing detailed verification plans and creating test benches from scratch or using shared verification components.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Requirements
- Hands-on experience with at least three projects
- Experience of creating test benches from scratch, using Systemverilog, Python, or UVM
- Experience of writing embedded C, ideally for Cortex M-class MCUs
- Good technical understanding in at least one complex IP protocol, e.g. PCIe, HDMI, USB, SDIO, AMBA bus architectures
- Ability to write functional coverage and SVA
- Good understanding of design/front-end processes
- Experience with low-power simulations
- SoC verification concepts: memory caches, DMA, security architecture (TrustZone or equivalent).
- Experience of Cadence simulation tool flow including gate-level simulation.
- Scripting languages: Bash, TCL, Make, YAML, etc.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Location
Please note that this role is based in Cambridge and requires full-time onsite attendance.
Benefits
This opportunity offers a fantastic compensation package and a number of non-monetary benefits. This is a great opportunity to join them as they leap into their next growth phase.
Contact
For more information, please contact Rachel Mason at IC Resources
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills