Rodeo
ResourcesPartnersSign in

OLIX

Senior/Staff Analog Design Engineer - SerDes

Bristol
Posted about 1 month ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Senior/Staff Analog Design Engineer - SerDes

About OLIX

AI is growing faster than any technology in history and the explosion in demand has created a massive infrastructure gap; we can no longer build chips or power stations fast enough to keep up. The industry is still leaning on a ten-year-old hardware blueprint that has reached its limit. A new paradigm that is faster and more efficient will be the biggest economic opportunity of the next century and create the most important company of the next decade. The OLIX Decode Accelerator 1 (DX-1) is the first accelerator architected specifically for decode. Rack-scale co-design of logic, data movement, packaging, optics and interconnect enables a step change in system level performance.

The Role

We are seeking highly skilled and motivated Senior/Staff Analog Design Engineer to contribute to the development of high-speed SerDes and mixed-signal subsystems for a next-generation SoC. This role spans the full design lifecycle, from circuit implementation through post-silicon validation, across serializers, clock generation, equalization, and supporting analog blocks, requiring strong hands-on circuit design skills and a solid grasp of high-speed signaling fundamentals.

This is a highly collaborative, in-office role based in Austin, TX, working closely with cross-functional teams locally while also partnering with engineers in our London and Bristol offices to drive coordinated, global execution.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Responsibilities

  • Architect and design high-speed SerDes blocks (serializers, TX drivers, TIAs, CTLEs, CDRs, deserializers, and clock generation) from specification through silicon in advanced FinFET nodes.
  • Perform schematic and post-layout simulations (including EM-IR and reliability simulations) to ensure robust silicon margins, and own design reviews and documentation.
  • Run EM simulations for passives, package interconnects, and on-die routing.
  • Develop behavioral and Verilog-A models to enable system-level and mixed-signal verification.
  • Supervise mask designers closely and provide floorplan and layout guidelines.
  • Collaborate with optical, digital, and system teams on interfaces and link-level performance.
  • Support post-silicon bring-up, lab validation, and debug.

Skills & Experience

  • MS or PhD in Electrical Engineering with 10+ years of analog/mixed-signal IC design experience.
  • Strong analog mixed-signal design background with hands-on SerDes experience at data rates of 25 Gbps or higher.
  • Solid understanding of high-speed signaling concepts: jitter, noise, equalization, signal integrity, and link budgeting.
  • Expertise in advanced FinFET nodes with solid grasp of device physics, parasitics, and layout-sensitive design.
  • Proficiency with Cadence Virtuoso, Spectre, and industry-standard simulation flows including PVT, Monte Carlo, EM-IR, and reliability analysis.
  • Experience developing behavioral and Verilog-A models for mixed-signal verification.
  • Familiarity with post-silicon bring-up, lab measurement equipment, and correlating measured data to simulation.
  • Strong communication skills and ability to collaborate across analog, digital, optical, and system teams.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Compensation & Equity

  • Competitive Salary: Commensurate with your experience, skills, and location
  • Equity & Ownership: Meaningful stock options. You’re not just joining the mission; you’re owning a piece of it
  • Proximity Bonus: We value your time. To minimise your commute and maximise your life, we offer an annual Living-Local Bonus if your residence is within 20 minutes of the office
  • Retirement Benefits: Employer-contributed retirement plans to help you build long-term financial security.

Due to U.S. export control regulations, candidates’ eligibility to work at OLIX depends on their most recent citizenship or permanent residency status. We are generally unable to consider applicants whose most recent citizenship or permanent residence is in certain restricted countries (currently including Iran, North Korea, Syria, Cuba, Russia, Belarus, China, Hong Kong, Macau, and Venezuela). Applicants who have subsequently obtained citizenship or permanent residency in another country not subject to these restrictions may still be eligible.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Analog Design
Mixed-Signal Design
SerDes
High-Speed Signaling
Circuit Implementation
Post-Silicon Validation
Schematic Simulations
Layout Simulations
Behavioral Modeling
Verilog-A
EM Simulations
Signal Integrity
Device Physics
Cadence Virtuoso
Spectre
Reliability Analysis

Location

Bristol, England, United Kingdom

Sign up to applySee more jobs like this