IC Resources
Senior/Staff Digital Design Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
A fast-growing deep-tech company working at the intersection of advanced hardware, software, and cutting-edge research is hiring a Senior/Staff Digital Design Engineer.
Backed by significant funding and working closely with leading industry and research partners worldwide, the company is building highly innovative systems.
The team is growing rapidly and offers a rare opportunity to work on genuinely frontier technology.
About the Role
I am seeking an experienced Digital Design Engineer to join a growing hardware team developing a highly complex, low-latency, high-throughput compute platform. They are building the world’s first quantum error correction (QEC) stack.
While prior experience in this specific application domain is not required, strong classical digital design skills are essential, and you will gain exposure to new technologies as part of the role.
At senior level, you will play a key role in designing and optimising a multi-FPGA system required to perform complex operations deterministically and at very high performance. You will contribute to architecture decisions, support and mentor junior engineers, collaborate closely with software teams, and help identify innovative solutions to challenging technical problems.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
The environment is fast-paced and collaborative and they are moving fast in a brand new market, where requirements can change quickly as the technology evolves, so the ability to adapt is critical.
As a Senior/Staff Digital Design Engineer you will work on:
- Performance and area optimisation of complex RTL designs
- Design of deeply pipelined modules capable of operating at very high clock frequencies
- Review of specifications and RTL developed by junior engineers
- Contribution to system-level architecture and design decisions
Required Experience


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Proven professional experience in one or more of the following areas:
- Implementation of modern decoding or signal-processing algorithms on FPGA or ASIC
- SoC architecture involving CPUs and custom hardware accelerators
- Large-scale, complex FPGA or ASIC-based systems
- Experience with modern FPGA platforms
- Strong capability in testing, debugging, and improving complex digital systems
- Ability to translate high-level product requirements into clear technical specifications
- Experience working in ASIC design environments (sub-48nm process nodes)
Benefits
On offer is a comprehensive benefits package which includes equity, base and bonus as well as private medical and various insurances.
Visa sponsorship can be given if required, but you must be willing to be onsite in the office in Cambridge 3 days per week.
For more information, contact Rachel Mason at IC Resources.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills