How your CV stacks up
Upload your CV to see how well it fits this job role
?%
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.
Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Title: Software Engineer II
Location: Munich, Germany or Cambridge, UK
Reports to: Sr Software Engineering Group Director
Job Overview
As a Software Engineer II on the Innovus and Genus database team within Cadence’s Digital Design Implementation (DDI) business unit, you will design and build the database infrastructure that underpins some of the world’s most advanced chip-design tools. Your work will directly shape the performance, scalability, and reliability of EDA software used by leading semiconductor companies globally - enabling them to bring next-generation integrated circuits to market faster and with greater confidence.
This is an opportunity to work on technically challenging, high-impact problems at the heart of modern electronic design.
Job Responsibilities
- Design, develop, and optimise EDA database infrastructure software, including data-model enhancements, API definitions, and class implementations.
- Investigate and resolve customer-reported defects, delivering robust fixes and clear root-cause analysis within agreed timelines.
- Collaborate with application engineering teams to profile, benchmark, and improve database API performance and code quality.
- Reduce database memory footprint to support very large-scale IC designs, enabling customers to tackle increasingly complex chips.
- Contribute to architectural discussions and technical design reviews, proposing solutions that balance performance, maintainability, and long-term scalability.
- Write clean, well-tested code and accompanying documentation that meets Cadence’s engineering standards.
- Participate actively in agile ceremonies - sprint planning, stand-ups, and retrospectives - as a constructive team contributor.
- Stay current with relevant developments in EDA, database architecture, and AI-assisted development tooling, and share insights with the broader team.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Job Qualifications
- Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or a related field - or equivalent professional experience.
- Min 2 years of professional software development experience in a relevant engineering environment.
- Strong proficiency in C++, including familiarity with modern C++ standards and best practices.
- Understanding of IC design data models, database architecture, and efficient data-access algorithms.
- Experience working in UNIX and/or Linux development environments.
- Excellent software engineering fundamentals: clean code practices, debugging, testing, and performance analysis.
Get help with your application
Your very own career expert that helps elevate your application to the next level.
Skills
Additional Skills/Preferences:
- Experience with Tcl scripting in an EDA or automation context.
- Familiarity with Verilog Hardware Description Language.
- Knowledge of the IEEE 1801 Power Format (UPF) standard.
- Practical experience using AI-assisted coding tools (e.g., GitHub Copilot, Claude Code, or similar) to accelerate and improve development workflows.
Additional Information
You will join a globally distributed team with colleagues across Europe, the United States, and Asia, collaborating across time zones in an inclusive, high-trust environment. The role supports hybrid working at either our Munich or Cambridge offices. Core tools include C++, Tcl, Linux, and internal EDA toolchains. You will work closely with application engineering teams and, where relevant, engage with customer-facing technical colleagues.
Check What We Can Offer You
- Competitive salary
- 30 days holiday per year
- Group Pension Plan
- JobRad
- EGYM Wellpass
- Lunch vouchers
- 5 days paid time to volunteer to give back to our communities
- Employee Stock Purchase Plan
- The opportunity to work for a Great Place to Work© & Fortune 100 organization
Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.
We’re doing work that matters. Help us solve what others can’t.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills