Rodeo
ResourcesPartnersSign in

Cadence

Sr Principal Design Engineer (Chiplet Solutions)

City of Edinburgh
Posted about 1 month ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Sr Principal Design Engineer (Chiplet Solutions)

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Sr Principal Design Engineer

Location: Edinburgh, United Kingdom

Reports to: Design Engineering Group Director

Job Overview

The Cadence Silicon Solutions Group (SSG) develop leading edge Intellectual Property (IP) and Chiplet Solutions for a variety of High-Tech Markets. The Cadence IP & Chiplet solutions allow our Customers to tackle Silicon product development in a system context, enabling them to focus on product differentiation and to reduce time to volume.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

The Cadence Vision is to deliver industry leading IP & Chiplet solutions to enable our customers to be successful across fast-moving application spaces such as Physical AI, DataCentre and High Performance Computing.

The Sr Principal Design Engineer will be based in Edinburgh as part of an experienced Front-End Engineering Team, working with our Global Chiplet team in Europe, India and the USA.

Job Responsibilities

Technical leadership of complex Silicon programs consisting of leading-edge IP Work closely with our Chiplet Architecture team to define next generation Chiplets Integration of Cadence IP Solutions e.g. UCIe, PCIe, Ethernet, USB, NPU, Audio, Vision Integration of partner IP Solutions e.g. CPUs, ISP, Silicon Monitors, NoCs Hands-on leadership of RTL, Testbench, Formal Analysis and Trial Synthesis activities Quality Assurance, via implementation of hierarchical LINT, CDC and release flows Planning of activities and milestones for Chiplet Subsystems and System IP development Leadership of cross-functional technical meetings with domain leads e.g. Verification, SW Support customer pre-sales and post-sales meetings Participate in Technical Review Meetings and Checklist Reviews as part of ISO-9001 Represent Cadence by presenting at Industry Conferences such as IEEE, DAC, CDNLive

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Job Qualifications

Degree in Electrical/Electronic Engineering, Microelectronics, or a related discipline 12+ years’ experience in microelectronics/EDA industry Experience of Verilog RTL Design essential Experience of Metric Driven Verification (MDV) essential Experience of Front-end design tools covering LINT, Synthesis, CDC Analysis essential Experience of SoC Architecture and Development essential Experience of Technical Team leadership essential Excellent oral and written English essential Self-motivated with excellent planning, interpersonal, and communication skills

Skills

Additional Skills/Preferences:

Experience of AMBA, PCIe, CXL & UCIe protocols preferred Experience of Quality processes, such as ISO-9001 & ISO-26262 preferred

Additional Information

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

Travel: <10%

We’re doing work that matters. Help us solve what others can’t.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Silicon Programs
Chiplet Solutions
Verilog RTL Design
Metric Driven Verification
Front-end Design Tools
SoC Architecture
Technical Team Leadership
Quality Assurance
Integration
Planning
Cross-functional Leadership
Customer Support
Technical Review
Presentation Skills
Communication Skills
Interpersonal Skills

Location

City of Edinburgh, Scotland, United Kingdom

Sign up to applySee more jobs like this