How your CV stacks up
Upload your CV to see how well it fits this job role
?%
STA Engineer
STA Engineer - Cambridge
I am currently working with an established technology company in Cambridge that develops a range of high-volume computing and embedded products. Due to continued growth, they are looking to hire a STA Engineer to join its expanding team.
This is an excellent opportunity for a STA Engineer to work within a highly collaborative team, contributing across the full chip development lifecycle from early design stages through to silicon delivery and product release. The team is relatively small, giving engineers broad exposure and the opportunity to have a genuine impact on product development.
The successful STA Engineer will have experience in: Performing full-chip and block-level static timing analysis on complex ASIC and SoC designs. Driving timing closure across all implementation stages, from synthesis through to sign-off. Analysing and resolving setup, hold, clock gating and signal integrity issues. Developing timing constraints and ensuring accurate timing models and methodologies are implemented. Working closely with Physical Design, RTL Design and Verification teams to optimise performance, power and area (PPA). Supporting sign-off activities including STA, timing verification and silicon bring-up readiness. Debugging and resolving complex timing issues within advanced process nodes.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Requirements: A strong academic background in Electronics, Electrical Engineering or a related discipline. Proven industry experience in Static Timing Analysis, Physical Design or ASIC implementation. Deep understanding of timing closure methodologies and sign-off flows for advanced ASIC and SoC designs. Strong knowledge of industry-standard EDA tools such as Synopsys PrimeTime, Design Compiler and place-and-route tools. Experience working on complex, high-performance semiconductor products, ideally within AI, HPC or data centre applications. Strong scripting skills using Tcl, Perl or Python to automate timing analysis and improve design methodologies. Excellent communication skills and the ability to work effectively within cross-functional engineering teams.
Get help with your application
Your very own career expert that helps elevate your application to the next level.
This is a fantastic opportunity to join a company with a strong engineering culture, work on technically challenging products and become part of a close-knit team where your contributions will have a direct impact.
For more information on this opportunity, or other Physical Design positions across the UK and Europe, please contact Jordan Browne.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills