Rodeo
ResourcesPartnersSign in

SiFive

Staff RTL Design Engineer - CPU Midcore

Cambridge
Posted 3 months ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Staff RTL Design Engineer - CPU Midcore

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. Are you ready? To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages. Job Description: The Role: As a CPU Microarchitecture/RTL design engineer at SiFive, you will be part of a team of engineers who are passionate about designing industry-leading CPU cores, based on the revolutionary open-source RISC-V architecture. We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance. Responsibilities Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators using Chisel. Integrate new design content into SiFive’s Chisel/FIRRTL framework and contribute to improvements to that framework to enable automatic configuration/generation of documentation, verification testbenches and tests, and packaged software. Perform initial sandbox verification, and work with the design verification team to create and execute thorough verification test plans. Work with the physical implementation team to implement and optimize physical design to meet frequency, area, and power goals. Collaborate with the performance modeling team for performance exploration and optimization to meet performance goals. Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design. Requirements BS/MS degree in computer science, computer engineering, electrical engineering or related field, or equivalent experience. 5+ years of design experience. Academic or professional experience with CPU RTL design. Proficiency in hardware (RTL) design in Verilog, System Verilog, or VHDL. Strong software engineering skills/background, including: Object-oriented, aspect-oriented, and particularly functional programming Templated metaprogramming, in any language Compiler infrastructures, particularly for domain-specific languages Data modeling, particularly intermediate representations for optimizing or transforming compiler passes Test-driven development, particularly ability to write adaptive unit tests Attention to detail and a focus on high-quality design. Ability to work well with others and share the belief that engineering is teamwork. Nice-to-haves Experience with Scala/Chisel, Bluespec, or some other language/DSL for expressing configurable hardware via software. Knowledge of RISC-V architecture. Expertise in CPU processor designs in one or more of the following areas is a plus: instruction decode; register renaming, reorder buffer, and instruction scheduling; vector units; load-store unit. Knowledge of verification principles, testbenches, UVM, and coverage. Experience with Git/Github, Jira, Confluence. Additional Information: This position requires a successful background and reference checks and satisfactory proof of your right to work in: United Kingdom Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals. SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. Championed by leaders who chose to make a real difference, SiFive led the RISC-V revolution—creating a tremendous wave with the strength to remove economic hurdles and create opportunities for all. Now that we’ve made history, you have the opportunity to write the future. If you love to be challenged, you can join the best of the best and get rewarded for doing something that truly matters.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

RTL Design
CPU Architecture
RISC-V
Chisel
Verilog
System Verilog
VHDL
Functional Programming
Metaprogramming
Compiler Infrastructure
Test-driven Development
Performance Modeling
Microarchitecture
Hardware IP
Physical Design
Verification

Location

Cambridge, England, United Kingdom

Sign up to applySee more jobs like this